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Abstract
Modern iterative channel code decoder architectures have tight constrains on
the throughput but require exibility to support dierent modes and standards.
Unfortunately, exibility often comes at the expense of increasing the number
of clock cycles required to complete the decoding of a data-frame, thus reduc-
ing the sustained throughput. The Network-on-Chip (NoC) paradigm is an
interesting option to achieve exibility, but several design choices, including the
topology and the routing algorithm, can aect the decoder throughput. In this
work logarithmic diameter topologies, in particular generalized de-Bruijn and
Kautz topologies, are addressed as possible solutions to achieve both exible
and high throughput architectures for iterative channel code decoding. In par-
ticular, this work shows that the optimal shortest-path routing algorithm for
these topologies, that is still available in the open literature, can be eciently
implemented resorting to a very simple circuit. Experimental results show that
the proposed architecture features a reduction of about 14% and 10% for area
and power consumption respectively, with respect to a previous shortest-path
routing-table-based design.
Keywords: Network on Chip, low latency, de-Bruijn, Kautz, turbo codes,
LDPC codes
1. Introduction
Flexible and scalable interconnection systems have become of paramount
importance in modern System-on-Chip (SoC) designs. In this context, the
Network-on-Chip (NoC) approach [1, 2, 3, 4] has been proposed as an inter-
esting solution. Several research eorts have been spent in the last years not5
only to improve NoC reliability and eciency, but also to reduce complexity
and save power consumption by means of several dierent techniques, such as
[5, 6, 7] and including wireless NoCs [8] that exploit Ultra-Wide-Band technol-
ogy [9]. Several design parameters, as NoC topology, Routing Algorithm (RA)
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and scheduling policy [10, 11, 12] aect the complexity and the power consump-10
tion of the NoC. Most of the works published in the literature (e.g. [13, 14])
highlight that 2D mesh and 2D mesh-like topologies are among the best topolo-
gies for tile-based ASIC implementation. However, some recent publications
have shown that the general NoC approach can not be straightforwardly applied
to high throughput and low latency applications. Indeed, in [15] application-15
specic NoCs are proposed, i.e. the NoC used to interconnect dierent IPs is
tailored around the application. This concept is further developed in [16], where
intra-IP NoCs are described. The intra-IP NoC is proposed as a very low com-
plexity interconnection structure to build exible IPs, whose computation relies
on a parallel architecture made of several processing elements (PEs). Exam-20
ples of high throughput and low latency architectures that can take advantage
of intra-IP NoCs are mainly in the eld of baseband processing for telecom-
munications, such as baseband multiple-input-multiple-output systems [17] and
iterative channel code decoders [18]. Both applications require exibility to
support dierent coding modes and standards. In particular, in [18] both turbo25
and Low-Density-Parity-Check (LDPC) codes from several dierent standards
are supported. It is worth noting that since the throughput of iterative chan-
nel code decoders is inversely proportional to the latency of the architecture,
reducing the latency of the NoC is a viable solution to increase the throughput.
In these cases previous works [19, 20] show by simulation that the minimization30
of the number of clock cycles spent to send a message from the source node to
the destination node is of paramount importance and the maximum distance
between two nodes, i.e. the diameter of the topology, should be minimized to
reduce the delivery time. Recently, logarithmic diameter topologies, such as
de-Bruijn [21] and Kautz [22] topologies, have gained popularity in the research35
community [20, 23, 24, 25, 26, 27] as viable alternatives to the well known mesh
and mesh-like solutions. Indeed, logarithmic-diameter topologies like de-Bruijn
and Kautz manage to guarantee short minimum-distance path while showing a
regular structure, similar to that of the simpler mesh. Furthermore, [28] shows
an algorithm to build optimal VLSI layout for de-Bruijn topologies. Another40
important characteristic of de-Bruijn and Kautz topologies is the self-routing
property [29], that is exploited in [30] to develop a shortest-path RA to con-
nect any pair of nodes. Even if [30] solved the problem of building an optimal
shortest-path RA for these topologies, low complexity hardware implementa-
tions are still of interest in the context of NoC [23, 24, 25, 26, 27]. A well45
known exible solution to support most topologies and RAs employs routing-
tables. However, it has been shown that this approach does not scale in terms
of latency and area. This problem has been faced in [31] and further developed
in [14, 32], where Logic-Based-Distributed-Routing (LBDR) for mesh-derived
topologies is proposed. For a survey on LBDR the reader can refer to [33].50
Inspired by the LBDR approach, this work proposes to exploit the opti-
mal shortest-path RA described in [30] for de-Bruijn and Kautz topologies to
implement a distributed RA that features lower complexity than the routing-
table-based architecture. The proposed solution is applied to the exible ar-
chitecture for iterative channel code decoding proposed in [18] extending the55
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results presented in [34]. Even if optimized interconnection structures can be
custom designed for one channel code decoder, or for a limited number of cases,
this approach is not practical when high exibility is required, e.g. when the
decoder supports more codes and communications standards [18, 35, 36]. Thus,
the contributions of this work are i) to show that the optimal shortest-path RA60
described in [30] can be implemented as a distributed RA, obtaining a very low
complexity circuit, ii) to employ this circuit in the design of exible iterative
channel code decoder architectures, achieving better results than the ones shown
in state of the art [18].
The rest of the paper is organized as follows. Section 2 summarizes related65
work and Section 3 presents generalized de-Bruijn and Kautz topologies, high-
lighting the main characteristics that can be exploited in NoC design. In Section
4 the optimal shortest-path RA proposed in [30] is summarized and a very simple
circuit for implementing it is proposed. This circuit is nally exploited in Sec-
tion 5 to reduce the complexity of the intra-IP-NoC based architecture proposed70
in [18] for Turbo and LDPC code decoding. Finally, in Section 6 conclusions
are drawn.
2. Related work
In [23] the authors show that de-Bruijn and Kautz topologies achieve higher
performance and consume less power than meshes in general NoC-based systems.75
A similar result is shown in [24] where the routing is based on the optimal
shortest-path RA described in [30]. However, [24] targets virtual channels with
a general packet structure and stores in the header it tag bits. The meaning of
these tag bits will be claried in Section 4, where we will show that tag bits can
be removed from the packet. The work in [25] proposes two RA based on shift80
direction. The most complex one, referred to as shortest shifting based RA,
relies on shortest-path routing. However, since [25] does not target a specic
application, the packet structure is more complex than the one used in this
current work. In [27] a simple RA for de-Bruijn topologies, based on shift and
compare operations as in [25], is proposed. However, it is applied only to binary85
de-Bruijn topologies and no area results are given. In [26] a Kautz NoC is used to
design a very high speed neocortical computing processor for visual recognition.
The properties of the Kautz topology, in particular its logarithmic diameter,
are exploited to enable fast communication among the processing cores and to
perform distributed low-radix routing.90
On the other hand, the works presented in [18, 19, 20] propose de-Bruijn and
Kautz topologies for iterative channel code decoder architectures. In particular,
results in [19, 20] conrm that for iterative channel code decoder architectures,
the throughput achieved by de-Bruijn and Kautz topologies is from 10% to 50%
higher than the one obtained with ring, honeycomb and mesh topologies with95
nearly the same area. These results are exploited in [18] to design a NoC based
decoder architecture that supports both turbo and LDPC codes from several
dierent standards. All the works in [18, 19, 20] exploit shortest-path routing
to minimize the latency and maximize the throughput, however they to not use
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the optimal RA described in [30]. Moreover, [18, 19] rely on routing tables,100
whereas [20] is limited to binary de-Bruijn topologies and it does not provide
details on the circuit to implement the shortest-path RA.
Finally, we expect that other applications could benet from the use of de-
Bruijn and Kautz topologies. As an example NoC-based architectures for video
processing have been considered in [37, 38]. Moreover, decoders for the H.264105
standard for video compression are included in the MSCL NoC benchmark suite
[39]. In particular, H.264 decoders have a number of tasks and links that is
comparable with the turbo/LDPC decoder case of study. It is worth pointing
out that, as argued in [24], de-Bruijn and Kautz topologies are scalable, meaning
that the general architecture to implement the node (and the RA) remains the110
same independently of the number of nodes.
3. De-Bruijn and Kautz topologies
In this section De-Bruijn and Kautz topologies are presented. The nota-
tion used to describe the topologies and to introduce their characteristics is
summarized in Table 1.
Table 1: Notation
A Alphabet of symbols
l Number of symbols in A
v, w Source and destination nodes
v, w Representation of v and w as a sequence of digits taken from A
q Length of v and w
vi, wi i-th digit of v and w
D Degree of the topology
P Number of nodes
s Number of self-loops
115
De-Bruijn and Kautz topologies are obtained by building directed graphs
according to the following denitions.
Denition 1. A de-Bruijn sequence is an array of q elements, where each
element is taken from an alphabet A with l symbols.
Thus, a de-Bruijn graph is made of nodes labeled with de-Bruijn sequences.120
Let v = vq 1; : : : ; v0 and w = wq 1; : : : ; w0 be the labels (expressed as de-
Bruijn sequences) of two nodes v and w in a de-Bruijn graph, where v and
w are numbers in the base l (the number of symbols in the alphabet A) and
vi; wi 2 A with 0  i  q   1 are the elements of the digit array symbols in the
alphabet A. There is an arc from node v to node w if wi = vi 1 for 1  i  q 1,125
that is w is obtained by left-shifting v and by placing in the rightmost position
a symbol from A. As a consequence, each node is connected to l nodes. Thus,
the graph is regular with degree D = l and the number of nodes is P = lq (Fig.
1 (a)). Unfortunately, de-Bruijn graphs have self-loops (one node connected to
itself). Self-loops can be avoided using Kautz graphs.130
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Denition 2. A Kautz sequence is an array of q elements, where each element
is taken from an alphabet A with l symbols avoiding sequences with equal symbols
in consecutive positions.
From this denition we infer that a Kautz graph is made of nodes labeled
with Kautz sequences and there is an arc from node v to node w if wi = vi 1 for135
1  i  q  1 (with w1 6= w0). Equivalently, there is an arc from node v to node
w if w is obtained by left-shifting v and by placing in the rightmost position a
symbol from A, subject to the constraint that the result is a Kautz sequence.
As a consequence, each node is connected to l 1 nodes and the graph is regular
with degree D = l   1; the number of nodes is P = l  (l   1)q 1 (Fig. 1 (b)).140
As it can be inferred from above denitions, de-Bruijn and Kautz graphs
for given P and D not always exist. This limitation is overcome by generalized
de-Bruijn and generalized Kautz graphs, proposed in [40, 41, 42].
Denition 3. A generalized de-Bruijn graph has an arc from node v to node
w if (1) holds true:145
w = (D  v + r) mod P; (1)
with 0  v  P   1 and 0  r  D   1 (Fig. 1 (c)).
Denition 4. A generalized Kautz graph has an arc from node v to node w if
(2) holds true:
w =  (D  v + r) mod P; (2)
with 0  v  P   1 and 1  r  D, or equivalently
w = [D  (P   1  v) + r] mod P; (3)
with 0  v  P   1 and 0  r  D   1 (Fig. 1 (d)).150
Unfortunately, both generalized de-Bruijn and generalized Kautz graphs can
have self-loops. However, as shown in [29], the numbers of self-loops s in gen-
eralized de-Bruijn and generalized Kautz graphs are D  s  2  D   2 and
0  s  D respectively. Besides, in generalized Kautz graphs, s = 0 is achieved
when155
P mod (D + 1) = 0; (4)
that is D + 1 is a divider of P [29]. Moreover, as detailed in [41, 42], general-
ized de-Bruijn and generalized Kautz graphs have logarithmic diameter. This
property is particularly interesting in the NoC context as it ensures that the
length of shortest paths connecting any two nodes (the number of hops) grows
as the logarithm of P . In particular, the diameter of generalized de-Bruijn and160
generalized Kautz graphs are dlogD(P )e and dlogD(P  (D 1)+D)e  1, where
the latter one is the lower bound for directed Moore graphs [43] and dxe is
the minimum integer not smaller than x. As a consequence, generalized Kautz
graphs not only have less self-loops than generalized de-Bruijn ones, but they
are optimal from the diameter size point of view i.e. they minimize the num-165
ber of hops connecting two nodes on a shortest path. According to [29] the
number of self-loops in generalized Kautz topologies is s = b  bD=bc; where
b = gcd(P;D + 1) and bxc is the maximum integer not larger than x.
5
210 01
11 12
2002
2221
00
(a)
101
110
001
010
011
000
100
111
(d)
100
000
001
010
011
101
110
111
(c)
012
120
201
010 101
121
212
210
021
020
202102
(b)
0
00
0 0
0 0
00
1
1
1
1
1
11
12
21
2
2
2
2
2
2
2
1
0
2 1
20
1
2
1
2
1
01
2 0
1
0
2
2
0
0
0
1
2
0
1
2
0 1
2
0
1
2
0
1
2
0
1
2
0
1
2
0
1
2
0
1
2 0
0
1
2
0
1
2
0
1
2
0
1
2
0
1
2
0
1
2
1
Figure 1: Example of logarithmic diameter graphs: (a) q = 2; l = 3 (D = 3; P = 9 ) de-Bruijn
graph, (b) q = 3; l = 3 (D = 2; P = 12) Kautz graph, (c) D = 3; P = 8 generalized de-Bruijn
graph, (d) D = 3; P = 8 generalized Kautz graph.
4. Optimal shortest path routing: algorithm and implementation
In this section the optimal shortest path RA, proposed in [30], is briey170
summarized. Then, a simple circuit to implement it as a distributed RA is
proposed.
4.1. Optimal shortest path routing algorithm for generalized Kautz topologies
One of the most interesting results shown in [29] is that generalized de-Bruijn
and generalized Kautz graphs have self-routing property. Moreover, there exist175
a path of length m = dlogD(P )e that connects any pair of nodes in the network.
Besides, in [30] these properties are exploited to propose a shortest path RA to
connect any pair of nodes. For each pair of nodes v and w the RA computes a
tag t that is exploited to derive the shortest path. Namely, the tag is converted
into an array of D-ary elements, whose length z  m is the length of the path180
and the routing path is derived as follows:
yn 1 = [D  (P   1  yn) + tn 1] mod P; (5)
where n = 1; : : : ; z and yz = v and y0 = w.
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Algorithm 1 Optimal shortest-path RA for generalized Kautz topologies [30].
1: if v = w then
2: z  0
3: else
4: z  1
5: found FALSE
6: while NOT found do
7: if z is odd then
8: g  [w + (v + 1) Dz] mod P
9: else
10: g  [w   v Dz] mod P
11: end if
12: if g < Dz then
13: found TRUE
14: for n = 1 to z do
15: if n is odd then
16: tn  D   1  gn
17: else
18: tn  gn
19: end if
20: end for
21: else
22: z = z + 1
23: end if
24: end while
25: end if
The steps to compute t are shown in Algorithm 1, where v and w are the
source and the destination node respectively. This routing algorithm can be
implemented both in lumped form - namely the source node computes all the185
path from u to v - and in distributed form. In the second case, each node
computes only one step of the routing, namely the step required to go one hop
ahead to reach the destination. These concepts are detailed in the following
paragraphs.
4.2. Digital circuit for distributed optimal shortest path routing190
The shortest path from node v to node w can be computed exploiting the
recurrence in (5). As it can be observed, this is a rst order recurrence so there is
no need to keep trace of the previous steps. Thus, when a packet arrives at node
yn, only w and yn are required to compute yn 1. That is the only information
required to compute yn 1 is i) the current node yn and the destination node195
w. This property permits to reuse Algorithm 1 simply replacing v with yn.
Moreover, the for loop at line 14 in Algorithm 1 reduces to the computation of
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tz 1 only. Another simplication is obtained by rewriting (5) as
yn 1 = (n + tn 1) mod P; (6)
where n = [D  (P  1 yn)] mod P is only a function of yn. As a consequence,
for each node we can precalculate n and store it in a register. Then, once tn 1200
is computed, yn 1 is calculated via a modulo P adder (see the right part of the
dark gray shaded box in Fig. 2). Besides, tn 1 depends on w and yn (Algorithm
1) so it can be implemented with some constants and few logic as detailed in
the following paragraphs (see the light gray shaded box in Fig. 2).
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Figure 2: General architecture to implement the RA described in Algorithm 1.
The circuit that implements the shortest path routing relies on two steps:205
i) computing g, ii) representing g as D-ary array, whose elements are gn, and
implementing (6). The rst step is implemented observing that the while loop
at line 6 in Algorithm 1 is devoted to nd both z, i.e. the length of the shortest
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path from node v to node w, and g, required to compute the tag t. The same
holds true if we substitute v with yn. Since z  m = dlogD(P )e, the search of z210
can be performed in parallel. Thus, the proposed circuit identies m candidates
for g, where the i-th candidate (g(i)), according to lines 8 and 10 of Algorithm
1, is
g(i) =
 
w + (yn + 1) Di

mod P if i is odd
w   yn Di

mod P otherwise
; (7)
where v has been replaced with yn. Each of the candidates is compared to a
threshold (Di) and a priority encoder selects g = g(z) = minifg(i) < Dig. As it215
can be inferred from (7), we can compute g(i) via a modulo P adder where the
rst operand is w and the second one is
ki =

(yn + 1) Di] mod P if i is odd
P   [(yn Di) mod P ] otherwise ; (8)
which can be precalculated and stored in a register inside node yn. As shown
in the light gray shaded box of Fig. 2, each mod P adder relies on a subtracter
and a multiplexer driven by the sign of w + ki   P : if the sign is positive then220
g(i) = w + ki   P , otherwise g(i) = w + ki.
The second step, depicted in the dark gray shaded box in Fig. 2, relies on
representing g as an array of at most m D-ary elements, where the element at
position h = z  1, that is gz 1, is used to compute tz 1 as in lines 16 and 18 of
Algorithm 1. Then, h0, which is the least signicant bit of h, is used to select225
tz 1 =

D   1  gz 1 if h is odd
gz 1 otherwise
: (9)
Finally, with a modulo P operation we obtain
yn 1 =

(n + tn 1)  P if (n + tn 1)  P  0
n + tn 1 otherwise
: (10)
As it can be inferred from Algorithm 1 and Fig. 2, signicant complexity
reduction can be achieved if both D and P are powers of two. Indeed, in this
case both the generation of D-ary elements and modulo P operations are im-
plemented with no hardware cost exploiting binary representation. An example230
of the architecture achieved for D = 4 and P = 64 is shown in Fig. 3 where
i) both comparators and priority encoder are implemented with few logic gates
and ii) modulo P operations are obtained by letting the data wrap (when an
overow occurs). However, being both D and P powers of two, then (4) cannot
be satised and some self-loops have to be tolerated. The impact of this choice235
will be discussed in section 5, where experimental results are shown.
5. Case of study: intra-IP NoC for a turbo/LDPC decoder architec-
ture
Turbo and LDPC codes are characterized by almost uniform trac patterns
both in time and space [44]. As a consequence, regular logarithmic diameter240
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Figure 3: Architecture of the RA in Algorithm 1 when D = 4 and P = 64.
topologies, such as generalized Kautz topologies, that are able to minimize the
distance between two nodes are an interesting option [19]. Besides, NoC based
turbo and LDPC code decoder architectures are characterized by a determinis-
tic trac, imposed by the structure of the interleaver and parity check matrix
respectively. The interleaving operation in turbo codes is scrambling the pro-245
cessing order of data within a block and relies on a permutation with almost
uniform distribution [44]. The parity check matrix of LDPC codes is a very
sparse binary matrix and the position of the `1' denes the mapping pattern
among the PEs. These characteristics can be exploited precalculating all the
routing and scheduling information by the means of a cycle accurate simulator,250
such as [45], which performs RTL simulations exploiting the SystemC simula-
tion kernel. The simulator, that has been modied to support both turbo and
LDPC codes, requires the following information: i) the topology description in
the form of an adjacence matrix, ii) the trac pattern (permutation law for
turbo codes or parity check matrix for LDPC codes) iii) the routing algorithm255
and iv) PE timing description. The simulator outputs both cycle by cycle re-
sults and global results, including the conguration and status information of
each RE and the total number of clock cycles to deliver all the messages. Cy-
cle by cycle information can be converted in a sequence of commands for each
10
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Figure 4: Architecture of a node for intra-IP NoCs.
routing element and stored in memories. Unfortunately, as shown in [46], the260
amount of memory required to implement such an approach is very large, being
almost impractical in some real cases, such as for the HSDPA standard. As a
consequence, routing and scheduling information have to be computed algorith-
mically on-the-y, minimizing complexity and delay. Even if routing-tables can
be used for this class of applications, the proposed low complexity circuit is a265
scalable alternative.
The node architecture proposed in [18] relies on a PE, that performs the
data computation, and a Routing Element (RE), that sends and receives data
to/from the network. Each RE is made of a (D + 1) (D + 1) crossbar, D + 1
input FIFOs and output registers, that are managed by an RA, and a scheduler270
as depicted in Fig. 4. As discussed in [19] shortest-path RAs coupled with
Round-Robin (RR) and Longest-Queue-First (LQF) scheduling policies are the
most suited solutions for channel code decoding applications.
In this work the intra-IP NoC-based multi-mode turbo/LDPC decoder ar-
chitecture proposed in [18] is taken as a case of study. In particular, this ar-275
chitecture i) supports all WiMAX LDPC codes, that in the worst case imply
a frame size N = 2304 and a code rate r = 0:5, and ii) relies on a D = 3,
P = 22 nodes generalized Kautz topology where the shortest-path RA is dis-
tributed and performed via routing tables. It is worth noting that the frame
size N corresponds to the number of packets sent over the network during an280
iteration. In the following, the architecture presented in [18] is extended to the
case D = 4, P = 32 and it will be referred to as Routing-Table-based NoC
(RT-NoC) architecture. The RT-NoC architecture is then modied replacing
the routing tables with the circuit-based RA described in Section 4.2. This
new architecture will be referred to as RA-NoC. Both architectures have been285
described in VHDL, simulated with Modelsim and implemented on a CMOS
90 nm standard cell technology for a 200 MHz target clock frequency [47] with
Synopsys Design Compiler and Cadence Encounter. As an example the post
11
Figure 5: Post place and route layout of the proposed intra-IP RA-NoC for D = 4, P = 32.
place and route layout of the proposed intra-IP RA-NoC for D = 4, P = 32 is
shown in Fig. 5. Stemming from the design in [18], the FIFOs in each node have290
been conservatively sized to eight locations to prevent slowing the PEs. The
structure of the packet is tailored around the application and relies on a header,
containing the destination node (dlog2 P e = 5 bits), and a payload, containing
one datum (6 bits) and the memory location where the datum will be stored at
destination node (dlog2(N  r=P ) = 6 bits). Thus, the data width of the NoC295
is 17 bits and, since each packet is made of one it only, then the system is
deadlock-free.
Post place and route area and switching-activity-based power consumption
are summarized for both architectures in Table 2. As it can be observed the
proposed RA-NoC features an area and a power consumption reduction of about300
14% and 10% with respect to the RT-NoC.
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Table 2: Area (A) and power (Pow) consumption comparison between RT-NoC and RA-NoC.
CMOS 90 nm standard cell technology, clock frequency 200 MHz, 8-element FIFOs, P = 32,
D = 4.
A Pow
[mm2] % reduction [mW] % reduction
RT-NoC 0.807 - 75.1 -
RA-NoC 0.691 -14.4% 67.2 -10.5%
Table 3: Area (A), Power consumption (Pow) and clock cycles (cycles) comparison between
two RA-NoCs with P = 30 and P = 32. CMOS 90 nm standard cell technology, clock
frequency 200 MHz, 8-element FIFOs, D = 4, WiMAX LDPC code N = 2304, r = 0:5.
nodes with 3 connection A [mm2] Pow [mW] cycles
P = 30 0 0.650 58.2 5028
P = 32 4 0.691 67.2 4880
As discussed in section 4.2, choosing D and P as powers of two leads to
a simplication in the RA circuit, but introduces self-loops. Since self-loops
are not used, they have been removed in the implemented architecture. This
simplication can reduce the decoder throughput as some nodes have less con-305
nections, namely with D = 4 and P = 32 there are twenty-eight nodes with
4 connections and four nodes with 3 connections. To explore this direction we
observed that, if D is not a power of two, then converting g to an array of D-ary
elements becomes complex. Moreover, if P is not a power of two, then modulo
operations can be performed with a limited complexity, indeed they require a310
subtracter and a multiplexer (see Fig. 2). Thus, we xed D = 4 and P = 30, so
that (4) is satised and self-loops are avoided, leading to a topology where all
nodes have 4 connections, and implemented the corresponding NoC in the same
conditions used for the case D = 4, P = 32. As it can be inferred from Table 3 a
fair comparison is not straightforward. Indeed, experimental results in Table 3,315
highlight that the D = 4, P = 30 architecture is slightly smaller and consumes
less power than the D = 4, P = 32 one. On the contrary, the number of clock
cycles needed to complete the message exchange phase for the WiMAX LDPC
code with frame size N = 2304 and code rate r = 0:5 is larger for the caseD = 4,
P = 30 than for the case D = 4, P = 32. The area clock-cycles product (ACP)320
is a possible gure of merit to have a fair comparison between the two solutions.
The ratio between the two ACP values is ACPD=4;P=30=ACPD=4;P=32 = 0:97,
meaning that the solution D = 4, P = 30 performs better than the one with
D = 4, P = 32 , even if the dierence is very small.
In [19] it is shown that logarithmic diameter topologies achieve higher through-325
put than the well known mesh topologies. However, this result was obtained
using the same clock frequency for both topologies. It is largely recognized
that mesh topologies, being highly regular can benet from short and uniform
interconnect delays and so they can reach higher clock frequencies than other
topologies, such as Kautz ones. As a consequence, even if mesh topologies have330
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Table 4: Area occupation (A), Power consumption (Pow), maximum clock frequency (f) and
clock cycles (cycles) comparison between Kautz RA-NoC and toroidal mesh (t-mesh) RT-NoC.
CMOS 90 nm standard cell technology, 8-element FIFOs, D = 4, P = 32, WiMAX LDPC
code N = 2304, r = 0:5.
A [mm2] Pow [mW] f [MHz] cycles
kautz 0.712 162.39 500 4880
t-mesh 0.717 174.24 555 6131
larger diameter than Kautz topologies, they can be advantageous in terms of
throughput because they can run faster. Thus, we implemented a toroidal mesh
topology with D = 4 and P = 32 and we derived the maximum achievable clock
frequency for the generalized Kautz topology and the toroidal mesh topology
respectively. Experimental results, shown in Table 4, conrm that the toroidal335
mesh topology can run at a higher clock frequency than the generalized Kautz
one. On the contrary, the generalized Kautz topology requires less clock cycles
than the toroidal mesh topology for the decoding of the WiMAX LDPC code
with frame size N = 2304 and code rate r = 0:5. As it can be inferred from
Table 4, the time to complete the message exchange phase for WiMAX LDPC340
code N = 2304, r = 0:5 with the generalized Kautz topology and the toroidal
mesh topology are 9:7 s and 11s respectively. This last result conrms the
eectiveness of logarithmic topologies, such as the generalized Kautz ones, for
low latency applications, as iterative channel code decoder architectures.
Finally, in Fig. 6 the area and the power consumption of one routing-table-345
based RE is compared with the area and the power consumption of one circuit-
based RE as a function of P in the same test conditions employed for the
full decoders. As it can be observed, as long as P increases the advantage of
the circuit-based RE becomes larger, e.g. when P = 64 the area and power
reductions are about 20% and 14% with respect to one table-based RE. It is350
worth noting that, with a target clock frequency of 200 MHz the propagation
delay of the routing decision calculation in one RE is 3.3 ns. However, the
circuit can be pushed to run up to 950 MHz, accepting to increase the area by
2.5 times.
6. Conclusion355
In this work a circuit to implement the optimal shortest-path RA proposed in
[30] for generalized Kautz topologies is presented. The proposed circuit features
lower complexity and power consumption than routing-table-based shortest-
path RAs. Experimental results on the NoC-based design proposed in [18]
show that the complexity of the NoC is reduced by about 14% and the power360
consumption by about 10%. Compared with the well known toroidal mesh
topology the proposed solution achieves higher throughput, being an interesting
approach for high throughput and low latency applications.
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Figure 6: Area and power consumption of one routing-table-based RE and one circuit-based
RE as a function of
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